
WA_DEV_FEX20_PTS_004 Rev 001 June 30, 2010 25
Expansion Card Product Technical
Specification
Table 14: SPI2 Bus Pin Description
Refer to section 4.2 Electrical Information for Digital I/O for open drain, 2V8 and 1V8 voltage
characteristics and reset state definitions.
4.4.1.4. Waveforms
The figure below shows the waveforms for SPI transfers with a 4-wire configuration in master mode 0
(chip select is not represented).
Figure 5. SPI Timing Diagram (Mode 0, Master, 4 wires)
Table 15: SPI Bus AC Characteristics
Data-OUT ready delay time
Komentarze do niniejszej Instrukcji